

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION FOR:
BUFFER OVERFLOW ATTACK DETECTION AND SUPPRESSION

Inventor:

Andrei KOLICHTCHAK
Verkhnepechrskaya St., 9-146
603136 Nizhny Novgorod
Russian Federation

BUFFER OVERFLOW ATTACK DETECTION AND SUPPRESSION**FIELD OF THE INVENTION**

This invention relates generally to computer security and more particularly to software for combatting buffer overflow attacks.

BACKGROUND OF THE INVENTION

The security of computer systems is a topic of very serious concern to almost every enterprise in today's society. Broadly speaking, there are two aspects of computer security. One aspect concerns the unwanted escape of information from the computer system to the outside world. The threat of unwanted escape of information takes several forms. In one form, hackers may attempt to gain access to an enterprise's computer system so as to pilfer valuable information. In another form, disloyal employees or other "insiders" may attempt to accomplish the same end by the access that they legitimately have. Another aspect of computer security concerns the invasion of unwanted objects, such as viruses, from the outside world into the computer system. Infection of a computer system by a Trojan horse, for example, can disturb or disable the computer system or an application and thereby severely affect productivity.

A particularly troublesome computer security threat is a buffer overflow attack. A buffer overflow attack occurs when a hacker overflows an input buffer on the execution stack with more data than the application is designed to accept. Buffer overflow attacks exploit the lack of bounds checking on the size of input being stored in a buffer. An attack usually comprises three elements: (1) arbitrary strings of sufficient length to overflow the buffer; (2) malicious/exploiting code; and (3) a new return address pointing to the malicious/exploiting code.

Often, the application program is a web server, which provides a convenient point of access for a hacker. As a concrete example, assume that the web server is programmed to

1 prompt a user for a URL (uniform resource locator) and to store the entered characters as a
2 string designated as 100 characters long. When a programmer writes the web server to accept
3 this URL from a user, the programmer should provide code to check that the number of
4 characters does not exceed 100, the maximum storage space allocated for that input. If, due
5 to programmer error, the application does not check the size of input entered, a user could
6 crash the web server by entering more data and thus overflowing an input buffer. Because
7 human mistakes cannot be totally eliminated, these susceptibilities will exist from time to
8 time.

9
10 There are hackers who specialize in analyzing popular applications for such
11 programming errors. When they find one, they try to add specially crafted code to the data
12 they send. To continue the same example, a hacker may send to a web server 101 characters
13 followed by code that executes a telnet server (or any other application). This allows the
14 hacker to take full control of the computer hosting the web server.

15
16 The frequency of buffer overflow attacks is alarming. According to one estimate,
17 24% of all United States companies suffered a buffer overflow attack in the year 2000. See
18 Andy Briney, "Security Focused: 2000 Information Security Industry Survey," Information
19 Security, pages 40-68, September 2000. As this statistic shows, buffer overflow attacks are a
20 serious problem.

21
22 It is generally understood that buffer overflow attacks can be suppressed by disabling
23 code execution in writable memory areas. Unfortunately, there is no easy way to make
24 memory areas non-executable with some microprocessors. For example, IA (Intel™
25 architecture) 32 microprocessors (e.g., Intel™ Pentium™ microprocessors, their successors
26 and compatibles such as those manufactured by AMD™), which are presently the most
27 prevalent microprocessors used in personal computers, do not have special features for
28 marking memory pages as being non-executable. As a result, impeding buffer overflow
29 attacks on these microprocessors is especially challenging -- at least doing so without a large
30 performance overhead.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

One solution for detecting and suppressing buffer overflow attacks in IA-32 microprocessors without a large performance overhead has been developed by PaX. Their solution is documented at PaX, (untitled) [online] (undated) [retrieved on 2001-03-15], retrieved from the Internet:<URL:<http://pageexec.virtualave.net/pageexec.txt>>, which is hereby incorporated by reference. Their solution exploits certain features of the paging system in certain processors (e.g., IA-32 processors). The PaX solution can be best understood by considering Figures 1 and 2.

Figure 1 is a block diagram of a computer architecture 100 including a virtual memory 110 utilizing paging. The computer architecture 100 comprises a CPU (central processing unit) core 120, a paging system 130 as well as the virtual memory 110. The CPU core references data and instructions in a linear address space (e.g., from address 00000000h to FFFFFFFFh). However, the virtual memory 110 comprises a smaller RAM (random access memory) 140 or similar physical memory augmented by a disk storage 150 or other memory, which is typically less expensive and slower to access. The paging system 130 translates between the linear (also called logical) address space used by the CPU core 120 and the physical memory addresses in the virtual memory 110. When paging is used, the linear address space is divided into fixed-size pages (e.g., 4 KB (kilobytes), 2 MB (megabytes) or 4 MB) that can be mapped into the RAM 140 and/or the disk storage 150. When a program references a logical address in memory, the paging system 130 translates the linear address into a corresponding physical address. If the page containing the linear address is not currently in the RAM 140, the paging system 130 generates a page fault exception (#PF), which is herein referred to more simply as a "page fault." An exception handler (not shown), provided as part of the operating system, for the page fault typically directs the operating system or executive to load the page from the disk storage 150 into the RAM 140, perhaps writing a different page from the RAM 140 to the disk storage 150 in the process. In other words, the page is "faulted in." When the page has been faulted into the RAM 140, a return from the exception handler causes the instruction that generated the exception to be restarted. The information that the processor uses to map linear addresses into the physical address

1 space and to generate page faults, when necessary, is contained in a page directory 160 and/or
2 a page table 170.

3
4 In the Windows NT™ operating system on an IA-32 microprocessor, the linear
5 address space is 4 GB (gigabytes), and the page size is 4 KB in user mode. In this case, the
6 paging system has a single page directory and 1,024 page tables. The page directory has
7 1,024 entries, each of which points to one of the page tables. Each page table has 1,024
8 entries (“page table entries”) and each page table entry (PTE) points to a page in the virtual
9 memory 110. For additional information about paging in IA-32 microprocessors, the reader is
10 referred to “Intel Architecture Software Developer’s Manual,” Volume 3: System
11 Programming, 1999, (order no. 243192), §§ 3.6-3.7, pp. 3-18 - 3-29.

12
13 Figure 2 illustrates an entry in the page directory 160 or the page table 170. The entry
14 200 comprises a number of fields, a few of which are of interest presently. An address field
15 ADDR contains a physical address of a page in the virtual memory 110, in the case of a page
16 table entry, or a pointer to the page table 170, in the case of a page directory entry. The entry
17 200 also contains several flags or attributes of the page or group of pages. These attributes
18 include a present attribute P, a read/write flag R/W; and a user/supervisor flag U/S. The
19 present attribute P indicates whether the page or group of pages in the page table being
20 pointed to by the entry is currently loaded in physical memory. The read/write flag R/W
21 specifies the read-write privileges for a page or group of pages. The user/supervisor flag U/S
22 specifies the user-supervisor privileges for a page or group of pages. This page-level
23 protection mechanism allows restricting access to pages based on these two privilege levels.
24 User mode is the less privileged level. Most applications and user programs operate in user
25 mode, with the supervisor flag cleared. Supervisor mode is the more privileged level. The
26 operating system and kernel mode programs operate in the supervisor mode, using memory
27 pages having the supervisor flag set. When the processor is in supervisor mode, it can access
28 all pages; when in user mode, it can access only user-level pages. When the processor tries to
29 access a page having its supervisor flag set, a page fault occurs.

1 To minimize the time required for address translation, the most recently accessed page
2 table entries are cached in the processor in structures typically called translation lookaside
3 buffers (TLBs). The TLBs satisfy most requests for reading the current page directory and/or
4 page tables without requiring an additional bus cycle, and paging is most often performed
5 using the contents of the TLBs. Bus cycles to access the page directories and page tables are
6 incurred only when the TLBs do not contain the translation information for a requested page.
7 Returning to Figure 1, there is one TLB for data -- the data TLB (DTLB) 180 -- and another
8 for instructions -- the instruction TLB (ITLB) 190.

9
10 Because the TLBs are caches, a number of the attribute fields in the entry 200 (Figure
11 2) relate to cache management. More specifically, the entry 200 includes a dirty flag D, and
12 an accessed flag A.

13
14 In normal operation, if the same page table entry is cached in both the DTLB and the
15 ITLB, the entries in both TLBs would be identical. The PaX technique, however, forces the
16 DTLB and ITLB into inconsistent states in such a way that only data read/write accesses are
17 allowed and code execution prohibited. More specifically, for those pages desired to be non-
18 executable, the PaX technique creates PTEs for those pages with the user/supervisor flag U/S
19 set in the supervisor (i.e., "S") state and generally keeps the PTEs in the S state. The PaX
20 technique next modifies the operating system's page fault handler in two ways. First, when
21 the ITLB is filled, as happens when an instruction is to be executed from a memory page, a
22 page fault is generated, and the modified page fault handler responds by terminating the
23 program that attempted the execution. Second, when the DTLB is filled, as happens when
24 data is to be accessed (i.e., written or read to/from a memory page), a page fault is also
25 generated, and the modified page fault handler responds by flushing both TLBs, changing the
26 user/supervisor flag U/S to the user state (i.e., "U"), accessing the page, and changing the
27 user/supervisor flag U/S back to the S state before resuming operation of the program that
28 attempted the access.

29

702265-0749

1 The PaX technique involves directly modifying the source code of the operating
2 system so as to reset common rights at a high level. By being able to alter the source code
3 directly, the PaX solution is able to modify common rights by changing source code constants
4 such as WRITE_ACCESS. In other words, the PaX technique does not directly manipulate
5 PTEs; rather, it manipulates common rights, which in turn affect PTEs.

6
7 Though an important contribution, the PaX solution has several shortcomings. First,
8 the PaX solution is implemented only in the Linux operating system, in which source code is
9 freely available. Their approach is not feasible in other operating systems, such as
10 Windows™, where source code is not openly available. Second, the PaX solution, as a global
11 change to the entire operating system, is difficult to optimize. Third, the PaX solution, as a
12 global change to the entire operating system, does not offer options for adjusting parameters
13 of the solution, tuning performance, etc.

14
15 SUMMARY OF THE INVENTION

16
17 In one respect, the invention is a page fault proxy handler for connection to an original
18 page fault handler and a paging table in which supervisor flags for all entries for all writable
19 memory pages have been initially set. The page fault proxy handler comprises a page fault
20 detector, a page fault filter, an execution address checker, a mitigation module, and a
21 controlled memory access module. The filter passes, to the original page fault handler, page
22 faults not arising from an attempt to access a writable page by a user mode program. The
23 execution address checker passes, to the mitigation module, only page faults arising from an
24 attempt by a user mode program to execute from a writable page in a predetermined section of
25 executable memory. The execution address checker passes, to the controlled memory access
26 module, all other page faults arising from an attempt by a user mode program to access the
27 predetermined section of executable memory. The controlled memory access module permits
28 the user program to access the writable page by changing an associated supervisor flag in the
29 paging table.

30

1 In another respect, the invention is a method for handling page faults, for use with an
2 original page fault handler. The method sets a supervisor flag in a page entry table associated
3 with a writable page. The method detects a page fault and determines whether the page fault
4 arises from an attempt by a user mode program to access a writable page having the
5 associated supervisor flag set. The method conditionally calls the original page fault handler
6 on the basis of the determining step.

7
8 In yet another respect, the invention is an apparatus comprising a number of means for
9 performing the steps of the above method.

10
11 In yet another respect, the invention is computer readable medium on which is
12 embedded a program that performs the above method.

13
14 In comparison to known prior art, certain embodiments of the invention are capable of
15 achieving certain advantages, including some or all of the following: (1) operation is not
16 dependent upon access to and modification of operating system source code; (2) the
17 performance penalty is not unduly excessive; (3) the performance is more easily optimized;
18 and (4) operation can be varied (e.g., by the use of run-time options or parameters). Those
19 skilled in the art will appreciate these and other advantages and benefits of various
20 embodiments of the invention upon reading the following detailed description of a preferred
21 embodiment with reference to the below-listed drawings.

22
23 **BRIEF DESCRIPTION OF THE DRAWINGS**

24
25 Figure 1 is a block diagram of a computer architecture;

26 Figure 2 illustrates a page table entry;

27 Figure 3 is a flowchart of a method according to an embodiment of the invention;

28 Figure 4 is a flowchart of a method according to an embodiment of the invention; and

29 Figure 5 is a block diagram of a software architecture according to an embodiment of
30 the invention.

1
2 DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
3

4 Figure 3 is a flowchart of a method 300 according to an embodiment of the invention.
5 As a first step, the method 300 sets (310) the supervisor flag (i.e., setting the user/supervisor
6 flag U/S to the "S" state) in the PTEs for all writable pages. Next, the method 300 launches
7 (320) a proxy handler to handle page faults. The setting step 310 and the launching step 320
8 may be performed in the opposite order. As a result of the setting step 310, any subsequent
9 attempt by a user mode program to access a writable page will cause a page fault, which are
10 specially handled by the proxy handler launched by the launching step 320.
11

12 According to an embodiment of the invention, the page fault proxy handler performs a
13 method 400, which is illustrated in Figure 4. Broadly speaking, the method 400 detects and
14 possibly suppresses user mode programs that attempt to execute from a writable page. The
15 method 400 detects and interrupts these exceptions and takes alerting and/or avoidance
16 measures when the exception would involve execution from writable memory. For other
17 accesses to a writable page, the method 400 temporarily clears the supervisor flag (i.e., sets
18 the user/supervisor flag U/S to the "U" state) in the associated page table entry in the DTLB
19 for that page, just to allow that access to the page.
20

21 The method 400 will next be described more specifically with reference to Figure 4.
22 The method 400 is performed in response to a page fault. First, the method 400 checks (405)
23 whether the page fault is for an existing page. If not, the method 400 calls (410) the original
24 page fault handler, which will load the new page; no special or additional handling is required
25 in this case. If the page fault is not due to a new page, the method 400 checks (415) whether
26 the process is in the kernel (i.e., supervisor) mode. In some embodiments, this can be done by
27 checking the CPL (current processor label) value for the process, which has the value "3" if
28 user mode or the value "0" if kernel mode. A kernel mode process is not of interest, because
29 the method 400 checks only for user mode page faults, and the original page fault handler is
30 called (410) to handle this exception. If the process is in the user mode, the method 400 may

1 calculate (420) a PTE virtual address. In some microprocessors, such as IA-32
2 microprocessors, the virtual address is an intermediary between the logical address used by
3 the microprocessor core and the physical address in the virtual memory 110. The physical
4 address of a page may change from time to time as the page is moved between the RAM 140
5 and the disk storage 150. Next, the method 400 checks (425) whether the supervisor flag is
6 set in the PTE. If not, the method 400 calls (410) the original page fault handler. Otherwise,
7 the method continues by checking (430) whether the user program code segment is a 32-bit
8 code segment. In some microprocessors, such as IA-32 microprocessors, smaller code
9 segments, such as 16-bit code segments, can be emulated for backward compatibility. The
10 method 400 preferably ignores these cases of emulation and simply calls (410) the original
11 fault handler.

12

13 Although the checking steps 405, 415, 420, 425 and 435 are illustrated in Figure 4 in a
14 particular order, other embodiments of the invention may perform these steps in a different
15 order, as those skilled in the art would appreciate. Likewise, the virtual address calculation
16 step 420 may be performed earlier or later, relative to the other steps of the method 400,
17 without departing from the invention.

18

19 If, at this point in the method 400, the page fault is for an existing page whose PTE
20 supervisor flag is set and the page fault is arising from a user mode 32-bit process, then the
21 method 400 compares (435) the fault address to the current execution address. The fault
22 address is the address in the virtual memory 110 to be accessed when the fault occurred. The
23 current execution address is the contents of the instruction pointer in the CPU core 120.

24

25 If the fault address is the execution address, the process is most likely malicious code,
26 and the method 400 logs (440) and/or terminates the program creating that code. In some
27 embodiments, only the logging step 440 is performed, and the method 400 returns (455)
28 immediately after the logging step 440. In other embodiments, the attempted buffer overflow
29 attack is both logged (440) and terminated. More specifically, the termination process may
30 involve injecting (445) termination code in the current process and changing (450) the return

1 address. In still other embodiments, the method 400 may skip the logging step 440 and simply
2 terminate the process without logging. Optionally, the termination process may involve
3 prompting a human operator whether to proceed with the termination.

4
5 If the fault address is not the execution address, then the method 400 allows the access
6 to the page under carefully controlled circumstances. More specifically, the method 400
7 clears (460) the supervisor flag in the associated PTE. Preferably, the method 400 also sets
8 the dirty flag D and the accessed flag A during the clearing step 460. The method 400 then
9 invalidates (465) the TLB record and accesses (470) the faulted address in the virtual memory
10 110, while refreshing the DTLB record. In some embodiments, the TLB record can be
11 invalidated by a special processor instruction. Preferably soon after the accessing step 470,
12 the method 400 sets the supervisor flag in the faulted page table entry, to inhibit further user
13 mode access (except as performed by the method 400 itself). Finally, the method 400 returns
14 (455).

15
16 In an alternative embodiment, the comparing step 435 may additionally check whether
17 the fault address is in a subsection of the total memory 110. To generalize, the comparing
18 step 435 applies only to fault addresses is in a predetermined section of memory, whether that
19 section is all memory or a subsection of the memory. One particular subsection of special
20 interest is the stack. An advantage of checking only the stack is a decreased performance
21 penalty. The steps 460-475 incur a performance penalty on every user mode access to a
22 writable page. By performing the steps 460-475 only in cases where the page is on the stack,
23 performance is impacted less. A disadvantage of checking only the stack is decreased
24 security. It is then possible for malicious code in non-stack executable memory to succeed.
25 However, most buffer overflow attacks occur on the stack, so this is a desirable security-
26 performance tradeoff in most cases.

27
28 Figure 5 is a block diagram of a software architecture of a proxy page fault handler
29 500, according to an embodiment of the invention. The proxy page fault handler 500
30 interfaces with an original page fault handler 510 supplied by the operating system, the DTLB

1 180 and the virtual memory 110. The proxy page fault handler 500 comprises a number of
 2 modules, including a page fault detector 520, a page fault filter 530, a execution address
 3 checker 540, a mitigation module 550 and a controlled access module 560. The structure of
 4 the modules 520-560 is preferably software modules (e.g., functions, subprograms, routines,
 5 threads, or tasks) running on a general purpose computer. Those skilled in the art would
 6 appreciate that equivalent structures are also possible.

7
 8 The proxy page fault handler 500 preferably performs the method 400 (Figure 4) or
 9 some variation of the same. The page fault detector 520 detects and/or receives page faults as
 10 they are generated and forwards them to the page fault filter 530. The page fault filter 530
 11 performs the steps 405, 415, 425 and 430 of the method 400, forwarding to the original page
 12 fault handler 510 those page faults not of interest. The page fault filter 530 forwards those
 13 page faults that might be due to a buffer overflow attack to the execution address checker 540.
 14 The execution address checker 540 performs the step 435 of the method 400, determining
 15 whether the fault address is an execute address in a predetermined executable area of
 16 memory. If so, the execution address checker 540 calls the mitigation module 550, which
 17 performs some or all of the steps 440-455 of the method 400, logging and/or killing the
 18 program. That is, the mitigation module 560 may comprise a logging module and/or a code
 19 termination module. If the execution address checker 540 determines that the return address
 20 is not in an executable area of memory, the control passes to the controlled access module
 21 560, which temporarily toggles a U/S bit in the DTLB 180 and accesses the virtual memory
 22 110.

23
 24 The proxy page fault handler 500 and the method 400 that it performs preferably do
 25 not impose an undue performance overhead. The controlled data access steps 460-475 incur
 26 some performance penalty due to extra TLB and PTE manipulations. Code optimization
 27 techniques, well-known to those in the art, can minimize this performance penalty for some
 28 microprocessors. The overall performance overhead has been measured by experimentation
 29 to be typically less than 5% on an IA-32 microprocessor under the Windows NT™ operating
 30 system when all memory is protected (i.e., not just the stack or some other subset of memory).

1 With other microprocessors and/or other operating systems, the performance overhead may be
2 more or less. If the performance overhead is more, even considerably more, the proxy page
3 fault handler 500 and the method 400 may still be worthwhile due to the additional security
4 they provide.

5
6 The operation of the proxy page fault handler 500 and the method 400 can preferably
7 be varied, and the variations can further influence the performance overhead and other
8 qualities. According to one embodiment, the proxy page fault handler 500 can be launched
9 with several run-time parameters set to desired options. One such parameter is which
10 predetermined area of executable memory is protected. One option in this regard is all
11 writable memory. Another option is just the stack -- often a desirable option, because most
12 buffer overflow attacks occur on the execution stack. Yet another option is any other subset
13 of memory, such as the heap.

14
15 A second parameter might involve the type of action taken when malicious code is
16 detected. As already explained above, options in this regard include logging the attack only
17 and/or terminating the program and/or prompting an operator for human intervention, such as
18 approval of the termination.

19
20 Other parameters and options can tune performance by affecting wrongful detections,
21 which is a legitimate attempt to execute a program from writable memory. Legitimate
22 examples that might be wrongfully detected are self-modifying code and so called
23 "trampolines." The method 400 can be modified to test for these cases. One test involves
24 checking high-level memory attributes provided by the operating system. These attributes
25 may mark memory blocks as read, write, execute or reserved, for example. Such markings by
26 the operating system overlay the low level paging system. By checking high-level memory
27 attributes, the method 400 can permit execution from memory so designated by the operating
28 system. Another test involves checking for specific code signatures. For the method 400 can
29 check whether the process at issue has a code signature corresponding to programs or routines

1 that are known to use legitimate trampolines. Code signature analysis, per se, is well known
2 to those of ordinary skill in the art.

3
4 Another parameter for tuning to decrease false detections is whether services and/or
5 user applications are protected. A user mode program may be launched by a user, in which
6 case it is a "user application" associated with the user's logon or ID (identification).
7 Alternatively, a user mode program may be started before any user's logon, in which case it is
8 termed a "service." The method 400 can be modified to test for this distinction by examining
9 whether a user ID/logon is associated with the user mode program. Limiting protection to
10 services only is one way to decrease false detections while compromising security only
11 marginally.

12
13 The method 400 illustrated in Figure 4 and the proxy page fault handler 500 can exist
14 in a variety of forms both active and inactive. For example, they can exist as software
15 program(s) comprised of program instructions in source code, object code, executable code or
16 other formats. Any of the above can be embodied on a computer readable medium, which
17 include storage devices and signals, in compressed or uncompressed form. Exemplary
18 computer readable storage devices include conventional computer system RAM (random
19 access memory), ROM (read only memory), EPROM (erasable, programmable ROM),
20 EEPROM (electrically erasable, programmable ROM), flash memory and magnetic or optical
21 disks or tapes. Exemplary computer readable signals, whether modulated using a carrier or
22 not, are signals that a computer system hosting or running a computer program can be
23 configured to access, including signals downloaded through the Internet or other networks.
24 Concrete examples of the foregoing include distribution of software on a CD ROM or via
25 Internet download. In a sense, the Internet itself, as an abstract entity, is a computer readable
26 medium. The same is true of computer networks in general.

27
28 What has been described and illustrated herein is a preferred embodiment of the
29 invention along with some of its variations. The terms, descriptions and figures used herein
30 are set forth by way of illustration only and are not meant as limitations. Those skilled in the

1 art will recognize that many variations are possible within the spirit and scope of the
2 invention, which is intended to be defined by the following claims -- and their equivalents --
3 in which all terms are meant in their broadest reasonable sense unless otherwise indicated.
4

702265.0005